Chip design method of optimizing circuit performance according to change in PVT operation conditions

ABSTRACT

A method of designing a chip having an integrated circuit is provided. The method includes obtaining delta cell delays and delta net delays according to a process, voltage, and temperature (PVT) corner change with respect to a plurality of cells and a plurality of nets forming the integrated circuit; analyzing sensitivity with respect to a delay according to the PVT corner change of a plurality of paths in the integrated circuit, by using the delta cell delays and the delta net delays; determining N-number of sensitivity-critical paths among the plurality of paths based on a result of the analysis, wherein N is an integer greater than or equal to 0; and performing an engineering change order (ECO) based on a result of the determination.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefits of U.S. patent application Ser. No. 16/260,890 filed on Jan. 29, 2019, Korean Patent Application No. 10-2018-0013436, filed on Feb. 2, 2018, in the Korean Intellectual Property Office, and Korean Patent Application No. 10-2018-0091443, filed on Aug. 6, 2018, in the Korean Intellectual Property Office, the disclosures of which are incorporated herein in their entirety by reference.

BACKGROUND

The inventive concept relates to a chip design method, and more particularly, to a chip design method of optimizing circuit performance according to a change in process, voltage, and temperature (PVT) conditions.

High-performance circuits may be designed to operate in a wide PVT range due to a relative increase in the dispersion of microprocesses (process change), an operating voltage adjustment according to a usage scenario (voltage change), and diversifying operation environments (temperature change). As PVT operating conditions change, the delay characteristics or power characteristics of transistors and circuit interconnects are changed, and thus circuit performance varies greatly.

In order to ensure consistent operation in consideration of the characteristics of a circuit that change according to the PVT operating conditions, various PVT corners may be selected and the performance required for each PVT corner may be determined as a specification. A multi-corner sign-off flow may then be performed so that the circuit satisfies the corresponding specification in each PVT corner. In such a flow, the timing sign-off of each corner can be completed by showing that timing-critical paths found through a static timing analysis (STA) meet specifications.

Although the above-described method ensures circuit performance in each sign-off corner, it cannot guarantee that the circuit performance meets a target specification when the circuit is operated under conditions outside the sign-off corner.

SUMMARY

Embodiments of the inventive concept provide a chip design method which may provide for circuit operation that matches a target specification under various process, voltage, and temperature (PVT) operation.

According to an aspect of the inventive concept, there is provided a method of designing a chip having an integrated circuit, the method including obtaining delta cell delays and delta net delays according to a PVT corner change with respect to a plurality of cells and a plurality of nets forming the integrated circuit, analyzing sensitivity with respect to a delay according to the PVT corner change of a plurality of paths in the integrated circuit, by using the delta cell delays and the delta net delays, determining N-number of sensitivity critical paths among the plurality of paths based on a result of the analysis, wherein N is an integer greater than or equal to 0, and performing an engineering change order (ECO) based on a result of the determination.

According to another aspect of the inventive concept, there is provided a method of designing a chip having an integrated circuit by using design data corresponding to a plurality of PVT corners, the method including selecting a first PVT corner and a second PVT corner among the plurality of PVT corners, analyzing sensitivity with respect to a delay according to a PVT corner change from the first PVT corner to the second PVT corner of a plurality of paths in the integrated circuit, detecting, from among the plurality of paths, a path that is expected to violate a timing constraint at a third PVT corner other than the above PVT corners, based on a result of the analysis, and performing an engineering change order (ECO) based on a result of the detection.

According to another aspect of the inventive concept, there is provided a non-transitory processor-readable storage medium having stored thereon instructions capable of being executed by a processor for designing a chip having an integrated circuit, the processor being configured to obtain delta cell delays and delta net delays according to a process, voltage, and temperature (PVT) corner change with respect to a plurality of cells and a plurality of nets forming the integrated circuit, analyze sensitivity with respect to a delay according to the PVT corner change of a plurality of paths in the integrated circuit by using the delta cell delays and the delta net delays, determine N-number of sensitivity critical paths among the plurality of paths based on a result of the analysis, wherein N is an integer greater than or equal to 0, and perform an engineering change order (ECO) based on a result of the determination.

BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the inventive concept will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:

FIG. 1 illustrates an example of a digital design flow adopting a path sensitivity analysis (PSA), according to an embodiment of the present disclosure;

FIGS. 2A to 2C are graphs for explaining effectiveness of the PSA according to an embodiment of the present disclosure;

FIG. 3 is a flowchart of the PSA according to an embodiment of the present disclosure;

FIG. 4 is a timing graph showing paths in an integrated circuit of a chip design using nodes according to an embodiment of the present disclosure;

FIG. 5 is a circuit diagram for describing in detail a method of obtaining hold sensitivity slack and setup sensitivity slack in the PSA, according to an embodiment the present disclosure;

FIG. 6 is a flowchart for explaining in detail an operation S210 of FIG. 3 according to an embodiment of the present disclosure;

FIG. 7 is a table showing an example of a result obtained when a static timing analysis (STA) and the PSA are performed on a plurality of paths according to an embodiment of the present disclosure;

FIGS. 8A to 8C are flowcharts for explaining methods of performing an STA and a PSA, according to embodiments of the present disclosure;

FIGS. 9A and 9B illustrate a PSA on a clock tree, according to an embodiment according to an embodiment of the present disclosure;

FIG. 10 is a flowchart for explaining a PSA on a clock tree, according to an embodiment of the present disclosure;

FIG. 11 is a table showing an example of a result obtained when a PSA is performed on a clock tree of each of a plurality of integrated circuits according to an embodiment of the present disclosure;

FIG. 12 is a flowchart for explaining in detail an operation S410 of FIG. 10 according to an embodiment of the present disclosure; and

FIG. 13 is a block diagram of a computing system according to an embodiment of the present disclosure.

DETAILED DESCRIPTION OF THE EMBODIMENTS

FIG. 1 illustrates an example of a digital design flow adopting a path sensitivity analysis (PSA), according to an embodiment of the present disclosure.

Referring to FIG. 1, at a high level, a process begins from a product idea (operation 100), and may be realized through an electronic design automation (EDA) software design process (operation 110). When a design is completed, the process may be taped out (operation 140). After the tape out, a fabrication process (operation 150) may be performed, followed by a packaging and assembly process (operation 160). As a result, a completed chip (operation 170) may be generated.

The EDA software design process (operation 110) may include a plurality of operations (operation 112 to operation 130). However, the operations illustrated in FIG. 1 (e.g., operation 112 to operation 130) may be merely exemplary embodiments. The present disclosure is not limited thereto, and new operations may be further added or certain operations may be omitted. In the following description, the EDA software design process (operation 110) is briefly described.

In a system design (operation 112), a designer may describe a function to be implemented, refine the function, and carry out a what-if plan to check costs. Hardware-software architecture division may also be performed in the present operation.

In a logic design and function verification (operation 114), very high speed integrated circuit (VHSIC) hardware description language (VHDL) or Verilog codes about modules in a system are recorded, and functional accuracy in a chip design may be checked. In detail, it may be checked whether the chip design generates a correct output.

In a synthesis and design for test (operation 116), the VHDL/Verilog codes may be converted to a netlist. The netlist may be optimized to be matched with a target technology. Furthermore, a plurality of tests that allow check of a completed chip may be designed and implemented.

In a netlist verification (operation 118), whether the netlist matches well timing constraints and VHDL/Verilog source codes may be tested. The PSA according to an embodiment may be applied to the operation 118.

In a design planning (operation 120), an overall floorplan of a chip may be configured and analyzed for the timing and top routing of the chip.

In a physical implement (operation 122), a layout (position determination of circuit elements) and routing (connection of circuit elements) may be performed.

In an analysis and extraction (operation 124), a circuit function may be verified at a transistor level. Furthermore, the PSA according to an embodiment may be applied to the operation 124.

In a physical verification (operation 126), various test functions may be performed to ensure accuracy of fabrication, and to check for electrical issues and lithography issues.

In a resolution enhancement (operation 128), a geometrical manipulation of the layout is performed, and thus manufacturability of the design may be enhanced.

In a mask data preparation (operation 130), “tape out” data for mask fabrication may be used for producing chips, such as integrated circuits produced by lithography.

In the netlist verification (operation 118) and the analysis and extraction (operation 124), along with the PSA, a static timing analysis (STA) may be used. The STA may provide the designer with the extremal scenario regarding the chip design. The extremal scenario may include, under various combined conditions of noise and variation, scenarios having the biggest problems among a case in which a design speed is affected by a slow data path delay of a timing path (setup-critical paths) and a case in which a correct result may not be captured because a data path delay is shorter than a clock skew of a timing path (hold-critical paths). In detail, the STA may define device performance (for example, a setup check to determine a maximum clock speed with respect to the chip design) and a chip defect (for example, a hold check to identify a certain race condition) in each of preset multi-PVT (process, voltage, and temperature) corners.

By correcting the chip design based on a result of the STA, the chip fabricated by the design flow of FIG. 1 may operate normally at preset multi-PVT corners. However, as the range of PVT conditions under which the chip normally operates may be wide, the preset PVT corners in the operation 118 and the operation 124 may not match the PVT conditions under which the chip actually operates. However, the PSA may be performed such that the chip may operate normally under a wide range of PVT conditions. In other words, the PSA may analyze a delay change amount of paths in the chip design at each of the multi-PVT corners in various ways, and detect paths that become bottlenecks when the chip operates under a PVT condition outside of the PVT corners.

As a result of the correction of the chip design based on the result of the PSA, the chip fabricated by the design flow of FIG. 1 may operate normally under a wide range of PVT conditions. Thus, a chip design and manufacturing system may perform an STA on a design of a chip based on a plurality of preset PVT conditions. The system may then identify at least one sensitivity critical path (SCP) of the chip based on a PS), when the at PSA indicates that the at least one SCP violates a design rule under a PVT condition other than the plurality of preset PVT conditions. The system may then modify the design based at least in part on the STA and the SCP such that the chip is configured to operate normally under the PVT condition based on the modified design. Finally, the system may fabricate the chip based on the modified design.

The PSA, according to an embodiment, may be performed parallel to the STA, or before or after the STA. The PSA may be performed by using the result of the STA, or the result of the PSA may be used for the performance of the STA. The PSA and the STA may be complementarily and variously performed, and a detailed embodiment thereof is described with reference to FIGS. 8A to 8C.

FIGS. 2A to 2C are graphs for explaining effectiveness of the PSA according to an embodiment of the present disclosure.

FIG. 2A is a graph showing a relationship between a sign-off specification according to different PVT corners (PVT1-PVT3) and a changed in the delay of paths (path a to path c) in a circuit of a chip design. In the following description, a PVT condition is described assuming that a voltage applied to the chip is dropped. As the PVT condition under which the chip operates is changed from a first PVT corner PVT1 to a second PVT corner PVT2, a delay of the paths (path a to path c) tends to increase. The other PVT corners (i.e., including PVT1 and PVT2, but excluding a third PVT corner PVT3) may be preset PVT corners to allow the STA to be performed in the operation 118 and the operation 124 of FIG. 1. In other words, the first PVT corner PVT1 and the second PVT corner PVT2 may be referred to as the sign-off corners, and the third PVT corner PVT3 may be referred to as the non-sign-off corner.

A first path (path a) having the greatest delay at the first PVT corner PVT1 may be determined to be a critical path at the first PVT corner PVT1. Furthermore, a second path (path b) having the greatest delay at the second PVT corner PVT2 may be determined to be a critical path at the second PVT corner PVT2. The delay of the first path (path a) at the first PVT corner PVT1 may be equal to or less than a value “D1” that is equal to or less than a sign-off constraint specification, and a delay of the second path (path b) at the second PVT corner PVT2 may be less than or equal to a value “D2” that is equal to or less than a sign-off constraint specification. Accordingly, the chip design may be identified to be suitable in terms of the STA.

However, the third path (path c) having the greatest delay at the third PVT corner PVT3 may correspond to a sensitivity critical path as a path that is not detected through the STA. The sensitivity critical path may be defined to be a path that is expected to violate a design rule (for example, a hold violation and/or a setup violation) under a certain PVT condition (for example, the third PVT corner) because a delay is abruptly increased according to the PVT corner change.

As the sensitivity critical path (path c) becomes critical under a PVT condition other than the sign-off corners (for example, an abrupt increase of delay), performance of the chip (or a circuit in the chip) may deteriorate. Also, as the sensitivity critical path (path c) makes a change trend irregular when delays of a plurality of paths under a wide range of PVT conditions are changed, the optimization efficacy of design timing, power and the like may deteriorate.

Referring to FIG. 2B, the sensitivity critical path may not be easily identified with a result of the STA independently performed at each of the sign-off corners PVT1 and PVT2. In contrast, referring to FIG. 2C, an increased delay of each of the paths (path a to path c) during a change from the first PVT corner PVT1 to the second PVT corner PVT2 may be identified through the PSA, which may indicate that the delay of the third path (path c) is greater than the delay for the first path (path a) or the second path (path b). Accordingly, it may be expected that the third path (path c) becomes a sensitivity critical path under the PVT condition at the third PVT corner PVT3 of FIG. 2A.

As shown above, the PSA may detect a sensitivity critical path that is not detected by the STA, and thus a chip capable of performing a stable operation under a wide range of PVT conditions may be fabricated taking into account this sensitivity critical path.

FIG. 3 is a flowchart of the PSA according to an embodiment of the present disclosure.

Referring to FIG. 3, a delta delay according to a PVT corner change with respect to paths in an integrated circuit of a chip design may be obtained (S200). In an embodiment, delta cell delays and delta net delays according to the PVT corner change may be obtained for a plurality of cells and a plurality of nets forming the integrated circuit. For example, design data may include a library indicating a delay change amount of each of the cells and the nets during the change from the first PVT corner to the second PVT corner, and the delta cell delays and the delta net delays may be obtained by reading the design data.

In another example, the design data may include a library indicating first delays of each of the cells and the nets at the first PVT corner and second delays of each of the cells and the nets at the second PVT corner, and the delta cell delays and the delta net delays may be obtained by reading the first delays and the second delays from the design data and calculating a difference between the first delays and second delays.

However, this process for obtaining the delta delay constitutes one embodiment, and the present disclosure is not limited thereto. For example, the delta delay may also be obtained by using information about a netlist, parasitics, or a library included in the design data, or by using a result of the STA. Furthermore, the delta cell delays and the delta net delays may be obtained by using the result of the STA (for example, from data used to obtain a hold slack and a setup slack or a result value of the hold slack and the setup slack). Thus, the above-described embodiment of obtaining the delta delays is an example, and the present disclosure is not limited thereto and the delta delays may be obtained using various other methods.

In one example, at least two PVT corners may be selected for the PSA, and at least one of the selected PVT corners may be the corner in which an operating voltage applied to the integrated circuit is the lowest, or the corner in which the temperature of the integrated circuit is the highest. Furthermore, in an embodiment, the PVT corner change when the PSA is performed may be in a direction in which the operating voltage applied to the integrated circuit decreases or the temperature of the integrated circuit increases.

Following step S200, path sensitivity may be analyzed based on a delta delay according to the PVT corner change with respect to paths in the integrated circuit of the chip design (S210). In an embodiment, sensitivity with respect to the delay according to the PVT corner change of paths in the integrated circuit may be analyzed by using delta cell delays of cells of the integrated circuit and delta net delays of nets of the integrated circuit.

Equations for the PSA according to an embodiment are shown below in Equations 1 and 2:

$\begin{matrix} {{{HS}_{sense} = {{\sum\limits_{{data}\mspace{14mu}{path}\mspace{14mu}{early}}\;{\Delta\;{d\left( {{PVT}\; 1}\rightarrow{{PVT}\; 2} \right)}}} - {\sum\limits_{{clock}\mspace{14mu}{path}\mspace{14mu}{late}}\;{\Delta\;{d\left( {{PVT}\; 1}\rightarrow{{PVT}\; 2} \right)}}}}},} & (1) \\ {{{SS}_{sense} = {{\sum\limits_{{clock}\mspace{14mu}{path}\mspace{14mu}{early}}\;{\Delta\;{d\left( {{PVT}\; 1}\rightarrow{{PVT}\; 2} \right)}}} - {\sum\limits_{{data}\mspace{14mu}{path}\mspace{14mu}{late}}\;{\Delta\;{d\left( {{PVT}\; 1}\rightarrow{{PVT}\; 2} \right)}}}}},} & (2) \end{matrix}$ where HS_(sense) refers to a hold sensitivity slack, SS_(sense) refers to a setup sensitivity slack, and Δd refers to the delta delay of two PVT corners. In the above equations, it is assumed that the HS_(sense) and the SS_(sense) are obtained during the change from the first PVT corner PVT1 to the second PVT corner PVT2.

Thus, HS_(sense) may be obtained by deducting a sum value of the slowest delta cell delays and the slowest delta net delays in a clock path corresponding to the data path from a sum value of the fastest delta cell delays and the fastest delta net delays in the data path. When the HS_(sense) is greater than 0, the hold slack increases with the change from the first PVT corner PVT1 to the second PVT corner PVT2, which may signify an improvement of the hold characteristics. When the HS_(sense) is less than 0, the hold slack decreases according to the change from the first PVT corner PVT1 to the second PVT corner PVT2, which may signify a deterioration of the hold characteristics. Paths in which the HS_(sense) is less than 0 may be detected through the PSA. In particular, the extremal hold sensitivity slack path having the HS_(sense) exceeding a threshold may be expected to commit a hold violation (a case in which the hold slack is less than 0) later at another PVT corner (for example, the third PVT corner of FIG. 2A), and thus may be determined to be a sensitivity critical path.

The setup sensitivity slack SS_(sense) may be obtained by deducting a sum value of the slowest delta cell delays and the slowest delta net delays in the data path corresponding to the clock path from a sum value of the fastest delta cell delays and the fastest delta net delays in the clock path. When the SS_(sense) is greater than 0, the setup slack according to the change from the first PVT corner PVT1 to the second PVT corner PVT2 increases, which may signify an improvement of setup characteristics. When the SS_(sense) is less than 0, the setup slack decreases with the change from the first PVT corner PVT1 to the second PVT corner PVT2, which may signify deterioration of the setup characteristics. Paths in which the SS_(sense) is less than 0 may be detected through the PSA.

In particular, the extremal setup sensitivity slack path having the SS_(sense) exceeding a threshold may be expected to commit a setup violation (a case in which the setup slack is less than 0) later at another PVT corner (for example, the third PVT corner of FIG. 2A), and thus may be determined to be a sensitivity critical path.

Furthermore, a plurality of paths in the integrated circuit may have different periods. A normalized setup sensitivity slack NSS_(sense) may be defined to compare relative performance increase and decrease with respect to paths having different periods may be obtained for each performance path (see Equation 3, below).

$\begin{matrix} {{NSS}_{sense} = \frac{{SS}_{sense}}{period}} & (3) \end{matrix}$

Finally, engineering change order (ECO) may be performed based on a result of the path sensitivity analysis (S220). In detail, by performing the ECO, at least one of the data path corresponding to the sensitivity critical path determined in the path sensitivity analysis S210 and the clock paths corresponding thereto, may be corrected. For example, the ECO may indicate a size adjustment to the previous cell and net and/or insertion of a new cell or net. Accordingly, the HS_(sense) and the SS_(sense) may be improved.

FIG. 4 is a timing graph showing paths in an integrated circuit of a chip design using nodes according to an embodiment of the present disclosure.

Referring to FIG. 4, in a timing graph TG which starts from an input node IN and ends at an output node OUT via connections between a plurality of nodes A to G, a plurality of paths may be formed between the input node IN and the output node OUT. A node may be a concept including a cell and/or a net. An integrated circuit may include a plurality of paths, and the PSA may be performed with respect to all paths of the integrated circuit. However, this is an example embodiment, and the present disclosure is not limited thereto. When the STA is performed with the PSA, the PSA may be performed only on some of the paths based on a result of the STA. For example, the PSA may be performed on paths other than the paths corrected according to the result of the STA.

FIG. 5 is a circuit diagram for describing in detail a method of obtaining hold sensitivity slack and setup sensitivity slack in the PSA, according to an embodiment of the present disclosure. In the following description, it is assumed that the PSA is performed during a change from the first PVT corner to the second PVT corner. Furthermore, a delta delay may be defined to be a delay change amount according as a certain cell or net is changed from the first PVT corner to the second PVT corner.

FIG. 5 illustrates a data path DATA_P in the timing graph TG of FIG. 4 and a clock path CLK_P corresponding thereto. Referring to FIG. 5, the data path DATA_P may include first to third nets NET1 to NET3, a first flip-flop FF1, and an inverter IVT, and the clock path CLK_P may include fourth and fifth nets NET4 and NET5 and a buffer BUF. The first and second flip-flops FF1 and FF2, the inverter IVT, and the buffer BUF may correspond to cells.

First, the hold sensitivity slack may be obtained by deducting a sum value of the slowest delta cell delay Δd7max and the slowest delta net delays Δd6max and Δd8max of the clock path CLK_P from a sum value of the fastest delta cell delays Δd2 min and Δd4 min and the fastest delta net delays Δd1min, Δd3 min, and Δd5 min of the data path DATA_P.

The setup sensitivity slack may be obtained by deducting a sum value of the slowest delta cell delays Δd2max and Δd4max and the slowest delta net delays Δd1max, Δd3max, and Δd5max of the data path DATA_P from a sum value of the fastest delta cell delay Δd7 min and the fastest delta net delays Δd6 min and Δd8 min of the clock path CLK_P.

The PSA may be performed by obtaining the hold sensitivity slack and the setup sensitivity slack on the paths of the timing graph TG of FIG. 4 by using the method described in FIG. 5.

FIG. 6 is a flowchart for explaining in detail the operation S210 of FIG. 3 according to an embodiment of the present disclosure.

Referring to FIG. 6, after the operation S200 (see FIG. 4), a slack change amount with respect to the paths in the integrated circuit may be calculated by using the delta cell delays and the delta net delays (S212). The slack change amount is an index indicating sensitivity of each path and may be referred to as the sensitivity slack, and the slack change amount may include at least one of the hold sensitivity slack and the setup sensitivity slack. N-number of paths, where N is an integer greater than or equal to 0, of a plurality of paths may be determined to be sensitivity critical paths based on the slack change amount (S214). In an embodiment, paths in which the hold sensitivity slack and/or the setup sensitivity slack have a negative value may be detected, and N-number of extremal paths, where N is an integer greater than or equal to 0, in which the hold sensitivity slack and/or the setup sensitivity slack exceed a threshold, among the detected paths may be determined to be sensitivity critical paths. Then, a subsequent operation 220 may be performed.

FIG. 7 is a table Table_a showing an example of a result obtained when the STA and the PSA are performed on a plurality of paths. In the following description, a clock path corresponding to each of data paths DATA_P1 to DATA_P4 is omitted, and data paths are mainly described according to an embodiment of the present disclosure.

Referring to FIG. 7, when the STA and the PSA are performed on the first to fourth data paths DATA_P1 to DATA_P4, results of the analyses may be summarized as shown in the table Table_a. The first data path DATA_P1 may pass the STA (PASS), but may be determined to be a sensitivity critical path (SCP) in the PSA. The second data path DATA_P2 may be determined to be a timing critical path (TCP) in the STA, but may pass the PSA (PASS). The third data path DATA_P3 may pass both the STA and the PSA (PASS). Furthermore, the fourth data path DATA_P4 may be determined to be a TCP in the STA and an SCP in the PSA.

As such, the operation 220 of FIG. 3 may be performed based on the results of the STA and the PSA. Accordingly, a chip design which enables normal operation under a wide range of PVT conditions may be determined.

FIGS. 8A to 8C are flowcharts for explaining methods of performing an STA and a PSA, according to an embodiment of the present disclosure.

Referring to FIG. 8A, according to an embodiment, the PSA and the STA may be performed in parallel. In detail, a delta delay of a plurality of paths in an integrated circuit is calculated (S300 a), path sensitivity of paths is analyzed by using the delta delay (S310 a), and ECO is performed based on the path sensitivity (S320 a). Simultaneously and in parallel, a delay of a plurality of paths in the integrated circuit is calculated (S330 a), static timing of paths is analyzed by using the delay (S340 a), and ECO is performed based on the static timing (S350 a).

Referring to FIG. 8B, according to an embodiment, the STA may be performed by using a result of the PSA. In detail, a delta delay of a plurality of paths in an integrated circuit is calculated (S300 b), path sensitivity of paths are analyzed by using the delta delay (S310 b), and ECO is performed based on the path sensitivity (S320 b), thereby performing the PSA. Furthermore, a static timing analysis target path may be selected by using a result of the path sensitivity analysis S310 b (S322 b). For example, paths other than the paths determined to be sensitivity critical paths in the path sensitivity analysis S310 b may be selected as static timing analysis target paths. However, this is exemplary, and a variety of methods of selecting static timing analysis target paths by using the result of the path sensitivity analysis S310 b may be employed. Then, the STA may be performed by performing operations S330 b to S350 b.

Referring to FIG. 8C, according to an embodiment, the PSA may be performed by using a result of the STA. In detail, a delay of a plurality of paths in an integrated circuit is calculated (S300 c), static timing of paths are analyzed by using the delay (S310 c), and ECO is performed based on the static timing (S320 c), thereby performing the STA. Furthermore, a path sensitivity analysis target paths is selected by using a result of the static timing analysis S310 c (S322 c). For example, paths other than the paths determined to be timing critical paths in the static timing analysis S310 c may be selected as path sensitivity analysis target paths. However, this is exemplary, a variety of methods of selecting path sensitivity analysis target paths by using the result of the static timing analysis S310 c may be employed. Then, the PSA may be completed by performing operation S330 c to S350 c.

Furthermore, since the hold slack change amount and the setup slack change amount according to the change in the PVT corner is directly calculated by using the hold slack and the setup slack calculated through the static timing analysis S310 c, the above-described hold sensitivity slack and setup sensitivity slack may be obtained. The operation S330 c may be omitted as occasion demands.

FIGS. 9A and 9B illustrate a PSA on a clock tree, according to an embodiment of the present disclosure. In the following description, a chip design may include a plurality of integrated circuits, and each of the integrated circuits may include one or more clock trees. FIGS. 9A and 9B illustrate a delay of a clock path starting from a node Nb where a clock signal starts and arriving at an internal node with respect to one clock tree CT_a or CT_b. FIG. 9A illustrates a delay generated at the first PVT corner, and FIG. 9B illustrates a delay generated at the second PVT corner. Referring to FIG. 9A, the clock tree CT_a may include a plurality of buffers BUF and a plurality of first to fourth flip-flops FF1 to FF4. The clock tree CT_a may include a plurality of first to fourth clock paths CLK_P1 to CLK_4, and a delay of the second to fourth clock paths CLK_P2 to CLK_4 from the node Nb where the clock signal starts to each of the first to fourth flip-flops FF1 to FF4 may be defined to be a clock latency of the first to fourth flip-flops FF1 to FF4. For example, the clock latency of the first flip-flop FF1 may be a first clock latency Latency_a corresponding to a delay of a first clock path CLK_P1 to the first flip-flop FF1. Furthermore, the greatest delay difference between a delay of the clock path to a target flip-flop in the clock tree CT_a and delays of the other clock paths may be defined to be a clock skew of the target flip-flop.

For example, a clock skew of the first flip-flop FF1 may be a first clock skew Skew_a that is difference between a delay or clock latency of the first clock path CLK_P1 to the first flip-flop FF1 and a delay or clock latency of the second clock path CLK_P2 to the second flip-flop FF2. In the following description, the clock latency of a target flip-flop may be referred to as a clock latency with respect to a target clock path corresponding to the target flip-flop, and the clock skew of a target flip-flop may be referred to as a clock skew with respect to the target clock path corresponding to the target flip-flop.

Referring to FIG. 9B, the clock tree CT_b may include a plurality of first to fourth clock paths CLK_P1 to CLK_P4 in which a delay is changed according to a PVT corner change. In other words, a delay of the first to fourth clock paths CLK_P1 to CLK_4 of the clock tree CT_b of FIG. 9B may be greater than the delay of the first to fourth clock paths CLK_P1 to CLK_4 of the clock tree CT_a of FIG. 9A. In FIG. 9B, like FIG. 9A, the delay of the first clock path CLK_P1 may correspond to a clock latency Latency_b, and a delay difference between the first clock path CLK_P1 and the second clock path CLK_P2 may correspond to a clock skew Skew_b.

The PSA on a clock tree according to an embodiment may calculate a clock latency change amount of each of the first to fourth flip-flops FF1 to FF4, for example, a value obtained by deducting the clock latency of the first flip-flop FF1 (latency_a) of FIG. 9A from the clock latency of the first flip-flop FF1 (latency_b) of FIG. 9B, and a clock skew change amount of each of the first to fourth flip-flops FF1 to FF4, for example, a value obtained by deducting the clock skew of the first flip-flop FF1 (skew_a) of FIG. 9A from the clock skew of the first flip-flop FF1 (skew_b) of FIG. 9B, according to the PVT corner change, respectively as clock latency sensitivity and clock skew sensitivity. In the following description, the clock latency sensitivity of a target flip-flop may be referred to as the clock latency sensitivity of a clock path corresponding to the target flip-flop, and the clock skew sensitivity of a target flip-flop may be referred to as the clock skew sensitivity of a clock path corresponding to the target flip-flop.

For example, when the clock latency change amount of the first flip-flop FF1 (or, clock latency sensitivity) exceeds a threshold, it is expected that a data path connected to the first clock path CLK_P1 at another PVT corner, for example, the third PVT corner of FIG. 2A) may commit a hold violation or a setup violation later. Accordingly, a correction of the first clock path CLK_P1 may be needed.

A sensitivity critical clock path may be determined by using the clock latency sensitivity and the clock skew sensitivity, and ECO may be performed on the sensitivity critical clock path. In the same method, the PSA may be performed on each of the clock tree.

FIG. 10 is a flowchart for explaining a PSA on a clock tree, according to an embodiment according to an embodiment of the present disclosure.

Referring to FIG. 10, a clock latency change amount and a clock skew change amount according to the PVT corner change with respect to a plurality of clock paths of a clock tree in the integrated circuit may be calculated (S400).

The sensitivity of a plurality of clock paths may be analyzed by determining the clock latency change amount and the clock skew change amount to be the clock latency sensitivity and the clock skew sensitivity, respectively (S410). Then, ECO may be performed on a clock tree based on the sensitivity of clock paths (S420). The PSA and the ECO may be performed in an operation after the operation of generating clock paths, furthermore in an operation before all data paths are generated.

FIG. 11 is a table showing an example of a result obtained when a PSA is performed on a clock tree of each of a plurality of integrated circuits according to an embodiment of the present disclosure.

Referring to FIG. 11, any one clock tree in a chip design may include the first to fourth clock paths CLK_P1 to CLK_P4, and when the PSA is performed on the first to fourth clock paths CLK_P1 to CLK_P4, a result of analysis may be summarized as shown in a table Table_b. The first to fourth clock paths CLK_P1 to CLK_P4 may respectively have certain values L1 to L4 as clock latency sensitivity, and certain values S1 to S4 as clock skew sensitivity.

FIG. 12 is a flowchart for explaining in detail the operation S410 of FIG. 10 according to an embodiment of the present disclosure.

Referring to FIG. 12, after the operation S400 of FIG. 10, the clock latency sensitivity of a target clock path of the clock paths included in a clock tree in the integrated circuit may be analyzed (S411). Next, whether the clock latency sensitivity exceeds a first threshold may be determined (S412). When the clock latency sensitivity exceeds the first threshold (S412, YES), the clock skew sensitivity of the target clock path may be analyzed (S413). When the clock skew sensitivity exceeds a second threshold (S414, YES), the target clock path may be determined to be a sensitivity critical clock path (S415). When the clock latency sensitivity does not exceed the first threshold (S412, NO), the clock skew sensitivity does not exceed the second threshold (S414, NO), or after the operation S415, whether a clock path that becomes a target of the PSA is final may be determined (S416). When the clock path is not a final clock path (S416, NO), a next clock path is selected as the target clock path (S417), and thus the operation S411 may be performed. When the clock path is a final clock path (S416, YES), the operation S420 of FIG. 10 may be performed.

FIG. 13 is a block diagram of a computing system 1000 according to an embodiment of the present disclosure.

Referring to FIG. 13, the computing system 1000 may include an application specific integrated circuit (ASIC) 1010, an application specific instruction set processor (ASIP) 1030, a memory 1050, a main processor 1070, and a main memory 1090. At least two of the ASIC 1010, the ASIP 1030, and the main processor 1070 may communicate with each other. Furthermore, at least two of the ASIC 1010, the ASIP 1030, the memory 1050, the main processor 1070, and the main memory 1090 may be included in a single chip.

The ASIP 1030 is an integrated circuit that is customized for a special purpose, and may support an exclusive instruction set for a specific application and execute an instruction included in the instruction set. The memory 1050 may communicate with the ASIP 1030, store, as a non-transitory storing device, a plurality of instructions to be executed by the ASIP 1030. The memory 1050 may include a certain tangible memory that is accessible by the ASIP 1030, for example, random access memory (RAM), read only memory (ROM), a tape, a magnetic disk, an optical disk, a volatile memory, a non-volatile memory, and a combination thereof. The ASIP 1030 or the main processor 1070 may perform the PSA as described in FIG. 1, by performing a series of instructions stored in the memory 1050.

The main processor 1070 may control the computing system 1000 by executing a plurality of instructions. For example, the main processor 1070 may control the ASIC 1010 and the ASIP 1030, or process data received through a wireless communication network or a user input to the computing system 1000. The main memory 1090 may communicate with the main processor 1070, and store, as a non-transitory storing device, a plurality of instructions for the PSA according to the above-described embodiments, which is executed by the main processor 1070. Furthermore, the main memory 1090 may store design data to be read to obtain a delta cell delay or a delta net delay.

While the inventive concept has been particularly shown and described with reference to embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the following claims. 

What is claimed is:
 1. A method of designing a chip having an integrated circuit by using design data corresponding to a plurality of process, voltage, and temperature (PVT) corners, the method comprising: selecting a first PVT corner and a second PVT corner among the plurality of PVT corners; analyzing a sensitivity of a delay change with respect to a PVT corner change from the first PVT corner to the second PVT corner for a plurality of paths in the integrated circuit; detecting, from among the plurality of paths, a sensitivity-critical path that is expected to violate a timing constraint at a third PVT corner of the plurality of PVT corners, based on a result of the analysis; and performing an engineering change order (ECO) based on a result of the detection.
 2. The method of claim 1, wherein the delay change comprises delta cell delays and delta net delays according to the PVT corner change with respect to a plurality of cells and a plurality of nets forming the integrated circuit.
 3. The method of claim 2, wherein the analyzing of the sensitivity of the delay change comprises: obtaining first delays of each of the plurality of cells and the plurality of nets at the first PVT corner and second delays of each of the plurality of the cells and the plurality of nets at the second PVT corner; and obtaining the delta cell delays and the delta net delays by using a difference between the first delays and the second delays.
 4. The method of claim 2, wherein the analyzing of the sensitivity of the delay change comprises obtaining the delta cell delays and the delta net delays by using a result of a first static timing analysis of the plurality of paths in the integrated circuit performed at the first PVT corner and a result of a second static timing analysis of the plurality of paths in the integrated circuit performed at the second PVT corner.
 5. The method of claim 1, wherein the selecting the second PVT corner comprises selecting, from among the PVT corners, a PVT corner in which an operating voltage applied to the integrated circuit is lowest or a PVT corner in which a temperature of the integrated circuit is highest, as the second PVT corner.
 6. The method of claim 1, wherein the analyzing of the sensitivity of the delay change comprises: performing a static timing analysis by using a delay with respect to a plurality of cells and a plurality of nets forming the integrated circuit; and calculating a sensitivity of the delay change of the plurality of paths by using a result of the static timing analysis.
 7. The method of claim 6, wherein the result of the static timing analysis comprises slacks with respect to the plurality of paths at the first and second PVT corners, and the calculating of the sensitivity by using the result of the static timing analysis comprises calculating, as the sensitivity, slack change amounts according to the PVT corner change of the plurality of paths by using slacks corresponding to the first PVT corner and slacks corresponding to the second PVT corner.
 8. The method of claim 7, wherein the slack change amount comprises at least one of a hold slack change amount and a setup slack change amount.
 9. The method of claim 7, wherein the detecting the sensitivity-critical path comprises: comparing the slack change amount with a threshold; and determining, from among the plurality of paths, a path having the slack change amount exceeding the threshold to be the sensitivity-critical path.
 10. The method of claim 1, wherein the PVT corner change is in a direction in which an operating voltage applied to the integrated circuit decreases, and the sensitivity-critical path is a path that is expected to violate a timing constraint at the third PVT corner having a certain operating voltage.
 11. The method of claim 1, wherein the PVT corner change is in a direction in which a temperature of the integrated circuit increases, and the sensitivity-critical path is a path that is expected to violate a timing constraint at the third PVT corner having a certain temperature.
 12. A method of designing a chip having an integrated circuit by using design data corresponding to a plurality of process, voltage, and temperature (PVT) corners, the method comprising: selecting a first PVT corner and a second PVT corner among the plurality of PVT corners; analyzing a clock latency sensitivity and a clock skew sensitivity of a delay change with respect to a PVT corner change from the first PVT corner to the second PVT corner for a plurality of clock paths included in a clock tree in the integrated circuit; detecting, from among the plurality of clock paths, a sensitivity-critical clock path that is expected to violate a timing constraint at a third PVT corner of the plurality of PVT corners, based on a result of the analysis; and performing an engineering change order (ECO) based on a result of the detection.
 13. The method of claim 12, wherein the analyzing the clock latency sensitivity and the clock skew sensitivity comprises calculating a delay difference between a target clock path of the plurality of clock paths at the first PVT corner and the target clock path at the second PVT corner as the clock latency sensitivity of the target clock path.
 14. The method of claim 12, wherein the analyzing the clock latency sensitivity and the clock skew sensitivity comprises: calculating a first clock skew that is a greatest delay difference among delay differences between a target clock path and other clock paths among the plurality of clock paths at the first PVT corner, and a second clock skew that is a greatest delay difference among delay differences between the target clock path and the other clock paths at the second PVT corner; and determining a difference between the first clock skew and the second clock skew to be the clock skew sensitivity of the target clock path.
 15. The method of claim 12, wherein the analyzing the clock latency sensitivity and the clock skew sensitivity comprises: comparing the clock latency sensitivity with a threshold; and when the clock latency sensitivity exceeds the threshold, analyzing the clock skew sensitivity.
 16. The method of claim 12, wherein the determining of the sensitivity-critical clock path comprises: comparing the clock skew sensitivity with a threshold; and when the clock skew sensitivity exceeds the threshold, determining a target clock path corresponding to the clock skew sensitivity to be the sensitivity-critical clock path.
 17. A computing system including a processor and a memory stored thereon instructions capable of being executed by a processor for designing a chip having an integrated circuit, the processor being configured to: select a first PVT corner and a second PVT corner among a plurality of PVT (Process, Voltage, Temperature) corners; analyze a sensitivity of a delay change with respect to a PVT corner change from the first PVT corner to the second PVT corner of a plurality of paths in the integrated circuit; detect, from among the plurality of paths, a sensitivity-critical path that is expected to violate a timing constraint at a third PVT corner of the plurality of PVT corners, based on a result of the analysis of the sensitivity; and perform an engineering change order (ECO) based on a result of the detection of the sensitivity-critical path.
 18. The computing system of claim 17, wherein the delay change comprises delta cell delays and delta net delays according to the PVT corner change with respect to a plurality of cells and a plurality of nets forming the integrated circuit.
 19. The computing system of claim 18, wherein the processor is further configured to: obtain first delays of each of the plurality of cells and the plurality of nets at the first PVT corner and second delays of each of the plurality of the cells and the plurality of nets at the second PVT corner; and obtain the delta cell delays and the delta net delays by using a difference between the first delays and the second delays.
 20. The computing system of claim 17, wherein the processor is further configured to: analyze a clock latency sensitivity and a clock skew sensitivity of the delay change with respect to the PVT corner change of a plurality of clock paths included in a clock tree in the integrated circuit; detect, from among the plurality of clock paths, a sensitivity-critical clock path that is expected to violate the timing constraint at the third PVT corner of the plurality of PVT corners, based on a result of the analysis of the clock latency sensitivity and the clock skew sensitivity; and perform an engineering change order (ECO) based on a result of the detection of the sensitivity-critical clock path. 